A small-area and power-efficient reversible full adder based on a two-transistor multiplexer applicable in image addition - Nature
We’re sharing this article early to provide faster access to peer-reviewed, accepted research. It is citable and carries a permanent DOI. This version is subject to further edits and will be replaced automatically by the final Version of Record. All legal disclaimers apply. AbstractThis study presents an innovative 10-transistor reversible full adder (FA) architecture featuring two garbage outputs (GOs) and no constant inputs (CIs). The design integrates three reversible logic gates across two operational stages, implemented using the gate diffusion input (GDI) methodology. Specifically, it employs two Feynman gates alongside a newly developed GDI-based reversible multiplexer (R-MUX-GDI) to produce the Sum and Carry-out (Cout) signals. The 3 × 3 multiplexer, with two GOs and only two transistors, substantially minimizes the circuit’s footprint. The input configuration is strategically designed to limit excessive GOs. When incorporated into a ripple carry adder (RCA) for image processing, the proposed FA demonstrates exceptional performance in terms of area efficiency, power consumption, and output image quality.

















